
All contents are Copyright © 1992–2006 Cisco Systems, Inc. All rights reserved. This document is Cisco Public Information. Page 15 of 21
Cisco AS5850 ERSC
The Cisco AS5850 ERSC (Figure 2) includes the following:
●
Broadcom SB1250 dual-core CPU
●
Integrated IP switching and routing functions
●
High-performance programmable Layers 3 and 4 IP packet switch with 5-Gbps application-specific integrated circuit (ASIC)-based
switch fabric
●
Fully distributed Cisco Express Forwarding for optimal packet forwarding
●
Single or redundant ERSCs per Cisco AS5850 chassis
●
Dual redundant Gigabit Ethernet egress fiber links
●
Dual redundant Fast Ethernet for management control or call control using softswitch or call agents
●
802.1Q/1p VLAN and Inter-Switch Link (ISL) support
●
Building Integrated Timing Supply (BITS) clock input
●
Stratum 3 clock
Figure 2. Cisco AS5850 ERSC
Comentários a estes Manuais